

# **Verification of a Leader Election Protocol**

Marco Devillers  
David Griffioen  
Judi Romijn  
Frits Vaandrager

# IEEE 1394 “Firewire”

- high-performance multi-media serial-bus protocol
- quick, reliable, cheap transfer of audio and video
- hot-pluggable
- future standard for In Home Digital Networks?

# Tree Identification Phase

Second phase after initialization/reset of network

Meant to elect a leader (“root”) amongst the nodes

Nodes go through two phases:

1. Initial phase: wait until on all (but one) ports a parent request has been sent
2. Second phase: acknowledge parent requests and send parent request on remaining link (if any)

Problems:

- Contention: nodes send parent requests to each other
- Cycles: the protocol deadlocks

# Tree Identification Phase (cnt)

# Network Topology

Digraph  $\mathbf{G} = (\mathbf{V}, \mathbf{E})$  with

- $\mathbf{V}$  finite non-empty set of *vertices*
- $\mathbf{E} \subseteq \mathbf{V} \times \mathbf{V}$  set of *edges*

We assume

1.  $(v, w) \in \mathbf{E} \Leftrightarrow (w, v) \in \mathbf{E}$
2.  $(v, v) \notin \mathbf{E}$
3. for each pair of vertices  $v, w$ , there is a unique sequence of distinct vertices  $v_0, \dots, v_n$  such that (1)  $v_0 = v$ , (2)  $v_n = w$ , (3) for all  $0 \leq i < n$ , and  $(v_i, v_{i+1}) \in \mathbf{E}$ .

If  $e = (v, w)$  then  $\text{source}(e) = v$ ,  $\text{target}(e) = w$ ,  $e^{-1} = (w, v)$ .

# The TIP I/O Automaton

**Internal:** *ADD\_CHILD*, *CHILDREN\_KNOWN*, *RESOLVE\_CONTENTION*, *ACK*

**Output:** *ROOT*

**State Variables:**  $init : \mathbf{V} \rightarrow \mathbf{Bool}$

$contention : \mathbf{V} \rightarrow \mathbf{Bool}$

$root : \mathbf{V} \rightarrow \mathbf{Bool}$

$child : \mathbf{E} \rightarrow \mathbf{Bool}$

$mq : \mathbf{E} \rightarrow \mathbf{Bool}^*$

**Init:**  $\forall v, e : init[v]$

$\wedge \neg contention[v]$

$\wedge \neg root[v]$

$\wedge \neg child[e]$

$\wedge mq[e] = \text{empty}$

*ADD\_CHILD*( $e : \mathbf{E}$ )

**Pre:**  $\wedge init[\text{target}(e)]$

$\wedge mq[e] \neq \text{empty}$

**Eff:**  $child[e] := 1$

$mq[e] := \text{tl}(mq[e])$

*ACK*( $e : \mathbf{E}$ )

**Pre:**  $\wedge \neg init[\text{target}(e)]$

$\wedge mq[e] \neq \text{empty}$

**Eff:**  $contention[\text{target}(e)] := \neg \text{hd}(mq[e])$

$mq[e] := \text{tl}(mq[e])$

*ROOT*( $v : \mathbf{V}$ )

**Pre:**  $\wedge \neg root[v]$

$\wedge \forall e \in \text{to}(v) : child[e]$

**Eff:**  $root[v] := 1$

*CHILDREN\_KNOWN*( $v : \mathbf{V}$ )

**Pre:**  $\wedge init[v]$

$\wedge \forall e, f \in \text{to}(v) : child[e] \vee child[f] \vee$

$e = f$

**Eff:**  $init[v] := 0$

**for**  $e \in \text{from}(v)$  **do**

$mq[e] := \text{append}(child[e^{-1}], mq[e])$

*RESOLVE\_CONTENTION*( $e : \mathbf{E}$ )

**Pre:**  $\wedge contention[\text{source}(e)]$

$\wedge contention[\text{target}(e)]$

**Eff:**  $child[e] := 1$

$contention[\text{source}(e)] := 0$

$contention[\text{target}(e)] := 0$

# The SPEC I/O Automaton

**Output:**  $ROOT$   
**State Variables:**  $done : \mathbf{Bool}$       **Init:**  $\neg done$   
 $ROOT(v : \mathbf{V})$   
**Pre:**  $\neg done$   
**Eff:**  $done := 1$

# Refinement

**Claim** Let  $r \in \text{states}(TIP) \rightarrow \text{states}(SPEC)$  be the function defined by the state predicate:

$$SPEC.done \Leftrightarrow \exists_v TIP.root[v]$$

Then  $r$  is a refinement mapping from  $TIP$  to  $SPEC$ .

More specifically:

- 1)  $s \in \text{start}(TIP) \rightarrow r(s) \in \text{start}(SPEC)$
- 2)  $s \xrightarrow{a} s' \wedge s \text{ reachable} \wedge a \text{ internal} \rightarrow r(s) = r(s')$
- 3)  $s \xrightarrow{a} s' \wedge s \text{ reachable} \wedge a \text{ external} \rightarrow r(s) \xrightarrow{a} r(s')$

**How to prove it?**

# Invariants

$$I_1(v) \triangleq \text{init}[v] \rightarrow \neg \text{contention}[v]$$

$$I_2(e) \triangleq \text{init}[\text{source}(e)] \rightarrow \text{mq}[e] = \text{empty}$$

$$I_3(e) \triangleq \text{init}[\text{source}(e)] \rightarrow \neg \text{child}[e]$$

$$I_4(e, f, v) \triangleq \begin{array}{l} \text{target}(e) = \text{target}(f) = v \wedge e \neq f \\ \rightarrow \text{init}[v] \vee \text{child}[e] \vee \text{child}[f] \end{array}$$

$$I_5(e) \triangleq \text{length}(\text{mq}[e]) \leq 1$$

$$I_6(e) \triangleq \text{init}[\text{source}(e)] \rightarrow \neg \text{contention}[\text{target}(e)]$$

$$I_7(e) \triangleq \text{child}[e] \rightarrow \text{mq}[e] = \text{empty}$$

$$I_8(e) \triangleq \text{contention}[\text{target}(e)] \rightarrow \text{mq}[e] = \text{empty}$$

$$I_9(e) \triangleq \text{mq}[e] \neq \text{empty} \wedge \text{hd}(\text{mq}[e]) \rightarrow \text{child}[e^{-1}]$$

$$I_{10}(e) \triangleq \text{mq}[e] \neq \text{empty} \wedge \neg \text{hd}(\text{mq}[e]) \rightarrow \neg \text{child}[e^{-1}]$$

$$I_{11}(e) \triangleq \text{child}[e] \rightarrow \neg \text{child}[e^{-1}]$$

$$I_{12}(e) \triangleq \text{contention}[\text{source}(e)] \rightarrow \neg \text{child}[e]$$

$$I_{13}(e) \triangleq \text{root}[\text{target}(e)] \rightarrow \text{child}[e]$$

$$I_{14}(e, f) \triangleq \text{child}[e] \wedge \text{source}(e) = \text{target}(f) \wedge e \neq f^{-1} \rightarrow \text{child}[f]$$

# Key Invariant in Refinement Proof

$I_{14}$  and  $I_{11}$  together with the fact that  $\mathbf{G}$  is a tree imply that there is always at most one node for which all incoming links are child links:

$$I_{15}(v) \triangleq (\exists v \forall e \in \text{to}(v) \text{child}[e]) \rightarrow (\exists! v \forall e \in \text{to}(v) \text{child}[e])$$

# Termination

**Theorem** All executions of *TIP* are finite

**Proof** We define a norm function of the states of *TIP*.

Let  $s$  be a state of *TIP*. Then:

$$I(s) = |\{v \in V \mid s \models \text{init}[v]\}|$$

$$U(s) = |\{e \in E \mid s \models \neg \text{child}[e] \wedge \neg \text{child}[e^{-1}]\}|$$

$$M(s) = |\{e \in E \mid s \models \text{mq}[e] \neq \text{empty}\}|$$

$$R(s) = |\{v \in V \mid s \models \neg \text{root}[v]\}|$$

Define  $\text{norm}(s) = (I(s), U(s), M(s), R(s))$ .

Let  $\prec$  denote usual lexicographical ordering on tuples.

Then we can prove, using invariants  $I_3$ ,  $I_5$ ,  $I_7$  and  $I_{12}$ , that for each transition  $s \xrightarrow{a} t$  of *TIP* with  $s$  reachable,  $\text{norm}(t) \prec \text{norm}(s)$ .

## Fair Trace Inclusion

In order to prove that  $TIP$  implements  $SPEC$ , i.e., fair trace inclusion, it suffices to prove that the refinement function  $r$  maps quiescent states of  $TIP$  to quiescent states of  $SPEC$ .

This amounts to proving that if a state of  $TIP$  has no outgoing transitions, a leader had been elected.

In order to prove this, two additional invariants are required:

$$\begin{aligned} I_{16}(e) &\triangleq \text{init}[\text{target}(e)] \wedge \neg \text{child}[e] \wedge \text{mq}[e] = \text{empty} \rightarrow \text{init}[\text{source}(e)] \\ I_{17}(e) &\triangleq \neg \text{init}[\text{source}(e)] \wedge \text{mq}[e] = \text{empty} \wedge \neg \text{child}[e] \wedge \neg \text{child}[e^{-1}] \\ &\rightarrow \text{contention}[\text{target}(e)] \end{aligned}$$

## Concluding Remarks

- Invariant and refinement proofs mechanically verified using PVS
- Other features of the protocol (root contention, cycle detection,..) treated as refinements of *TIP* automaton
- Current IEEE 1394 standard ambiguous and incomplete